Product Overview

AS4C128M16D3LC-12BIN is a 128M x 16-bit DDR3L synchronous DRAM (SDRAM). The 2Gb double-data-rate-3L (DDR3L) DRAM is a double data rate architecture to achieve high-speed operation. It is internally configured as an eight-bank DRAM. The 2Gb chip is organized as 16Mbit x 16 I/Os x8 bank devices. This synchronous device achieves high-speed double-data-rate transfer rates of up to 1600Mb/sec/pin for general applications. The chip is designed to comply with all key DDR3L DRAM key features and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK# falling). All I/Os are synchronized with differential DQS pairs in a source-synchronous fashion.

• JEDEC standard compliant, supports JEDEC clock jitter specification, auto refresh and self refresh
• Power supplies: VDD and VDDQ=1.35V (1.283 to 1.45V), backward compatible to VDD and VDDQ=1.5V0.075V
• Fully synchronous operation, fast clock rate is 800MHz, differential clock, CK and CK#
• Bidirectional differential data strobe, DQS and DQS#, 8 internal banks for concurrent operation
• 8n-bit prefetch architecture, pipelined internal architecture, precharge and active power down
• Programmable mode and extended mode registers, additive latency (AL): 0, CL-1, CL-2
• Programmable burst lengths: 4, 8, burst type: sequential/interleave, output driver impedance control
• Write levelling, ZQ calibration, dynamic ODT (Rtt-Nom and Rtt-WR)
• 128M x 16 Org, 96-ball FBGA package
• Industrial temperature range from -40C to 95C

Product details

Other details

All product and company names are trademarks or registered trademarks of their respective holders. Use of them does not imply any affiliation with or endorsement by them. Image is for illustrative purposes only. Please refer to product description.